K1602TE Series

14 pin DIP, 5.0 Volt, CMOS/TTL, TCVCXO



K1602TE X

00.0000

MHz

-R

Ordering Information

±28 ppm min.

 ± 40 ppm min.

Blank: non-RoHS compliant part
-R: RoHS compliant part
Frequency (customer specified)
(Consult factory for "TEW" option)


Product Series Pullability Blank:


RoHS Compliance





- Former Champion Product
- Phase-Locked Loops Clocking "Sync" to NTSC Video Standards, Reference Signal, Signal Tracking





Pin Connections

PIN	FUNCTION				
1	Control Voltage				
7	Ground/Case Gnd				
8	Output				
14	+Vdd				

	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes
	Frequency Range	F	2.0 to 35.0	2.0 to 35.0, 38.88 to 40.0			
	Operating Temperature	TA	-40		+85	°C	
	Storage Temperature	Ts	-40		+85	°C	
	Frequency Stability	∆F/F			±7.0	ppm	See Note 1
	Aging (10 Year)		-2		+2	ppm	
	Pullability/APR		(See Ordering Information)				
su	Control Voltage	Vc	0.5	2.5	4.5	٧	Positive Monotonic Slope
pecifications	Tuning Range		± 28 ("TEW" model ± 40)			ppm	
ijij	Modulation Bandwidth	fm	20			kHz	±3dB
bec	Input Impedance	Zin	50k			Ω	@ 10 kHz
S	Input Voltage	Vdd	4.75	5.0	5.25	٧	
Ţ	Input Current	ldd			20	mA	
Electrical S	Output Type						HCMOS/TTL
	Load		5 TTL or 15 pF HCMOS				See Note 2
	Symmetry (Duty Cycle)						See Note 3
	< 14 MHz		45		55	%	
	≥14 MHz		40		60	%	
	Logic "1" Level	Voh	4.5			٧	
	Logic "0" Level	Vol			0.5	V	
	Rise/Fall Time	Tr/Tf		3.5	9.0	ns	
	Start up Time				20	ms	
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier
		-70	-95	-120	-140	-150	dBc/Hz

- 1. Inclusive of calibration, temperature, voltage, load and aging.
- 2. TTL load see load circuit diagram #1. HCMOS load see load circuit diagram #2.
- 3. Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.